

Table of Contents

List of Figures	IV
List of Tables.....	V
List of Abbreviations	VI
Abstract.....	VII
المستخلص	VIII
Chapter 1: Introduction	1
1.1 SRAM Structure and Functionality	2
1.2 SRAM Fault Models	6
1.3 Memory Testing Concepts.....	9
1.4 Memory Testing Algorithms.....	12
1.5 Power Dissipation in SRAM Testing	15
1.6 Motivation for SRAM Test Power Reduction	17
1.7 Thesis Organization.....	18
Chapter 2: Related Work	19
2.1 Single Bit Change (SBC) in Address Decoder	19
2.2 Minimizing Test Power Through Reduction of Pre-Charge Activity.....	21
2.3 March Tests Sequence Reordering Using Genetic Algorithm	22
2.4 Generating Low Power March Tests Using Particle Swarm Optimization ..	23
2.5 Skew Scheme	25
2.6 Power Constrained Embedded Memory BISTArchitecture	26
2.7 Contribution of The Work Presented In This Thesis	28
Chapter 3: Low Power Zero-One Testing	29
3.1 Overview	29
3.2 MBIST Architecture and Address Generators	30
3.2.1 Bit-Swapping Lfsr (BS-LFSR)	31
3.2.2 Dual Speed Lfsr (DS-LFSR)	32
3.2.3 Bipartite LFSR	33
3.3 Detecting Stuck-At Fault Patterns	34
3.4 Simulations and Experimental Results	35
3.4.1 Code Description	36
3.4.2 MBIST Simulation.....	36
3.4.3 Address Generators Simulations and Results	37
3.4.4 Testing Patterns Simulations and Results	39
3.5 Summary	40
Chapter 4: Low Power March Tests.....	41
4.1 Overview	41
4.2 Modified March C- Algorithm.....	42
4.3 Implementation	44
4.4 Fault Coverage.....	45
4.5 Experimental Results.....	47

4.5.1 Power Estimation.....	47
4.5.2 Simulation Results	47
4.6 Summary	49
Chapter 5: Low Power Schemes For Parallel Testing of Embedded Memories .	50
5.1 Overview	50
5.2 One-Stage Scheme	51
5.3 Multi-Stage Scheme	53
5.4 MBIST Implementation	56
5.5 Experimental Setup and Simulation Results	57
5.6 Summary	59
Chapter 6: Conclusions and Future Work	60
6.1 Conclusions.....	60
6.2 Future Work.....	61
References.....	62
Appendix A	67
Appendix B	69
Appendix C	70
Appendix D	71